This paper proposes an interleaved five-level boost converter based on switched-capacitor network. Operating principle of the converter under CCM mode is analyzed. High voltage gain, low component stress, small input current ripple, and self-balance function for capacitor voltages in the switched-capacitor networks are achieved. Besides, a three-loop control strategy including outer voltage loop, inner current loop and voltage-balance loop has been researched to achieve good performances and voltage-balance effect. Experimental study has been done to verify the correctness and feasibility of the proposed converter and control strategy.
I. INTRODUCTION
As is well known, the two-stage two-level energy conversion system composed of two-level dc-dc converter and two-level dc-ac inverter shown in Fig.1 , usually works at low-voltage application with less than 1kV. If it is desired to work at medium-voltage application with 2.4kV or 3.3kV and megawatt capacity, the two-stage system may not be competent [1] [2] [3] .
During the past three years, a two-stage multilevel energy conversion system with a novel control method is proposed for wind power generation system, which outputs medium-voltage levels [4] [5] [6] [7] . As shown in Fig.2 , the two-stage multilevel energy conversion system is composed of a multilevel dc-dc converter and a multilevel dc-ac inverter, and they share the same dc link capacitors. Owing to the multilevel structure, the system could operate at relatively low switching frequencies and use fast low voltage devices. More importantly, the dc link capacitors can be controlled by the former multilevel dc-dc converter instead of the latter multilevel inverter, which simplifies the control scheme for the latter multilevel inverter. To achieve small size, high power density, non-isolated multilevel dc-dc converters are better than isolated multilevel dc-dc converters. Besides, high voltage gain and small ripple are both welcome. Fig.1 The two-stage two-level energy conversion system. Fig.2 The two-stage multilevel energy conversion system. [8] proposes a multilevel boost converter (MBC) based on voltage multipliers, which has a high voltage gain and self-balance function for capacitor voltages. And the function can be advantageous for balancing the dc link capacitor voltages in Fig.2 [9, 10] . An interleaved multilevel boost converter based on MBC is proposed to reduce input current ripple [11] . However, more components are necessary, which is not a good choice. A new four-level boost converter, a five-level boost converter and corresponding modulation strategies have been proposed in [12] [13] [14] . However, voltage gains of these converters are not high. Another possible solution is the application of diode-capacitor voltage multiplier on classical non-isolated dc-dc converters [15] [16] [17] . These converters exhibit high voltage gains and low voltage stress. However, the input current ripple is very high since no interleaved schemes are adopted. Recently, switched-capacitor technique begins to be researched and applied on medium-voltage and high-power dc-dc converters, and a good performance has been achieved [18] [19] [20] .
In the paper, a five-level boost converter based on switched-capacitor technique is proposed. The paper is organized as follows: Section II introduces the operation principles of the converter under CCM mode. A three-loop control strategy including outer voltage loop, inner current loop and voltage-balance loop, is proposed to solve the neutral-point potential imbalance issue in Section III. Experimental verifications are presented in Section IV. Conclusion is drawn at the last section.
II. THE PROPOSED CONVERTER
Three-level boost converter shown in Fig.3(a) has been widely used in renewable generation application. But it may not be used in high voltage application since its output level is limited to three. Then a five-level boost converter shown in Fig.3(b) is proposed in [14] . As it can output five voltage levels, the voltage stresses across components are smaller than that of the three-level boost converter. However, the two converters both show low voltage gains and the five-level boost converter has many switches with complex voltage-balance control strategy, since four capacitor voltages are all be sampled and controlled. Fig.3 Multilevel boost converter According to the analysis above, a five-level boost converter is proposed based on switched-capacitor network in Fig.4 . The two switched-capacitor networks are respectively labelled as switched-capacitor I and switched-capacitor II. Switches S 1 , S 2 are controlled by two different drive signals, which are phase-shift 180 degrees with the same duty cycle d. Equivalent circuits of the converter are presented in Fig.5 and typical waveforms are given in Fig.6 . To ensure balanced capacitor voltages, all capacitors have the same capacitance and two switches, all diodes respectively have the same parameters. Fig.4 The proposed five-level boost converter based on switched-capacitor network. 6 . Thus, some expressions can be given: (5) and (6) (7) and (8) 
In all these stages, the output voltage can be obtained by the accumulation of four capacitor voltages as follows: 
And all the capacitor voltages can be achieved:
III. VOLTAGE-BALANCE CONTROL
As analyzed in Section II, the proposed converter has self-balance function for some capacitor voltages due to the switched-capacitor technique. U C1 , U C3 , U C4 are self-balanced with one uniform voltage level, while U C2 , U C5 , U C6 are self-balanced with another uniform voltage level. To make the two different voltage levels balanced, a three-loop control strategy including outer voltage loop, inner current loop and voltage-balance loop is proposed in Fig.7 .
The outer voltage loop is adopted to keep the output voltage stable and the inner current loop is adopted to improve the dynamic performance of the converter. More importantly, the voltage-balance loop is taken into consideration to make the two different voltage levels balanced. That is to say, all capacitor voltages could be equalized by the voltage-balance loop. It should be noted that the two carrier signals C a1 and C a2 in Fig.7 are phase-shifted 180 degrees to implement the interleaved scheme for S 1 and S 2 .
U o * and I L * respectively represents the reference output voltage and the reference inductor current. The goal of the outer voltage loop and inner current loop is to get the duty cycle d 1 of S 1 . And the difference duty cycle Δd is achieved through the PI controller by the difference voltage ΔU. Then, the duty cycle d 2 of S 2 can be easily obtained as follows:
Two definitions are given as follows:
Therefore, the voltage-balance process is: when U 1 is bigger than U 2 , Δd becomes negative, which makes d 2 a little smaller than d 1 . That is to say, the turn-on time of S 1 is a little bigger than that of S 2 , making charging time of C 5 a little bigger than that of C 4 . Thus, U 2 increases while U 1 decreases. Finally U 2 equals to U 1 after several switching periods. Besides, when U 1 is smaller than U 2 , the same result can be achieved based on the similar voltage-balance process. Since the output capacitor voltages are balanced, the proposed five-level boost converter is a good choice to connect with a five-level or three-level diode-clamped inverter.
Voltage-Balance Loop 
IV. PERFORMANCE ANALYSIS

A. Performance
According to (13)- (15), it is clear that a high voltage gain and small capacitor voltages can be achieved in the proposed converter. And it can be seen that the voltage stresses across all switches and diodes are equal to capacitor voltages, which are just a quarter of the output voltage. Additionally, according to (2) , (3), (6), (9), it can be concluded that C 1 , C 3 , C 4 are balanced with a uniform voltage level and C 2 , C 5 , C 6 are balanced with another uniform voltage level. The balanced process is called self-balance function. Besides, the proposed converter is similar to the three-level boost converter. Thus, U C4 is commonly not equal to U C5 , which makes the two uniform voltage levels be different in practical application, behaving as the neutral-point potential imbalance issue. However, the two uniform voltage levels can be equalized with a simple voltage-balance loop, which will be presented in Section III.
Additionally, the inductor current ripple is:
B. Condition for CCM
CCM occurs when the average inductor current is bigger than its peak inductor current ripple:
The integration of (13), (14) and (19) into (20) (2 1)(1-) 0.5 8 = (1 )(1-2 ) 0.5 8
When d is bigger than 0.5, the maximum value of K crit is 0.0046 at d=2/3. When d is smaller than 0.5, the maximum value of K crit is 0.012 at d =0.211 On the whole, the maximum value of K crit for the proposed converter should be:
Then, if it is required to let the proposed converter operate at CCM mode, the result will be achieved based on (21) and (24) 
C. Comparation Analysis
The proposed five-level boost converter in Fig.4 is similar to the five-level boost converter in Fig.3(b) . And the comparation analysis between the two converters is listed in 
According to Table. I, though two more capacitors are added, the voltage gain increases from 1/(1-d) to 2/(1-d) with the same voltage stress and small input current ripple. So low and wide input voltage range can be realized in the proposed converter. And only two drive circuits are necessary for Fig.4 since only two switches are necessary but four drive circuits are necessary for Fig.3(b) .
In addition, since the two switched-capacitor networks in Fig.4 have self-balance function for capacitor voltages, only two capacitor voltages U 1 , U 2 should be sampled and controlled. On the whole, the neutral-point potential control strategy is easy to be implemented. However, for the five-level boost converter in Fig.3(b) , it is difficult to realize the neutral-point potential control strategy because four capacitor voltages U C3 , U C4 , U C5 , U C6 should be sampled and controlled. And when the capacitance of the four capacitors are different, it more difficult to make them be balanced.
V. EXPERIMENTAL VERIFICATION
In the experiment part, a prototype with small output power presented in Fig.8 is built to verify the feasibility of the proposed converter. The experimental parameters are presented in Table. II and the experimental study has been done under CCM mode. According to (26), the inductance of L could be calculated as follows: 0.006 0.006*400 120( ) 20000
According to (27) , if the inductance of L is bigger than 120uH, the converter operates under CCM mode. In the paper, the inductance of L is selected to be about 508uH.
Key experimental waveforms of the converter under different input voltages are presented in Fig.9 , including waveforms of the driven signals, inductor current and output voltage. Voltage waveforms of all switches and diodes under the input voltage 36V are presented in Fig.10 . Besides, the dynamic experimental waveforms of the converter when the input voltage varies and the output voltage varies are respectively presented in Fig.11 . Furthermore, the voltage-balance results are presented in Fig.12 . And the voltage-balance results when C 3 , C 4 are changed to be 47uF while C 5 , C 6 are still 470uF, are presented in Fig.13 . Finally, the conversion efficiency curve of the converter under different input voltages is also given in Fig.14 .
It should be noted that S 1 , S 2 are given to present the drive signals, and u S1 , u S2 are defined to describe the electric potential difference between drain terminal and source terminal of the switches S 1 , S 2 . Besides, u Di (i=1, 2, 3, 4, 5, 6) are respectively defined to describe the electric potential difference between cathode terminal and anode terminal of the diodes D 1 -D 6 . As can be seen from Fig.9 , the output voltage is stable with 300V under different input voltages. The input current is continuous with a small current ripple and the ripple frequency 40kHz is two times the switching frequency 20kHz. Moreover, when the input voltage is 80V, the duty cycles of S 1 , S 2 are both about 0.50, which makes the input current ripple nearly equal to zero. And this can be verified by Fig.9(c) . More importantly, it is clear from Fig.10 that the voltage stresses of all the switches, diodes and capacitors in the converter are all about 75V, which is only a quarter of the output voltage 300V. It should be noted that the six capacitors C 1 -C 6 in the converter nearly have the same capacitor voltage, though some voltage differences exist, which comes from the voltage drops of the devices. Fig.10 Voltage waveforms of the switches and diodes under the input voltage 36V:
On the other hand, the converter can still output a stable voltage when the input voltage varies suddenly, shown in Fig.11(a) . And the input average current varies to make the converter achieve steady output power. In Fig.11(b) , the output voltage increases and then decreases according to the variation of the referring output voltage. And the duty cycles and average input current change like the output voltage, since the load is invariant. Fig.12 shows that capacitor voltages of C 1 , C 2 , C 3 , C 4 , C 5 , C 6 could be nearly equalized with an uniform voltage level when the voltage-balance loop is considered in the closed-loop control strategy. In Fig.13 , when C 3 , C 4 are changed to be 47uF, the voltages of C 3 , C 4 are about 15V, while the voltages of C 5 , C 6 are about 135V. But when the voltage-loop is added, they are all balanced with the same voltage level 75V. Fig.11 Dynamic waveforms: (a) the input voltage increases from 36V to 59V and then decreases to 41V; (b) the output referring voltage increases from 100V to 300V and then decreases to 100V. All of these experimental results basically matches with the theoretical analysis in section II and III, demonstrating that the proposed converter is feasible. And it can be seen from Fig.14 that the maximum conversion efficiency of the proposed converter is respectively 89.9% with 36V input voltage, 92.6% with 60V input voltage, 93.8% with both 80V and 100V input voltages. And it is not difficult to conclude from Fig.14 that the bigger the input voltage is, the bigger conversion efficiency is. Because when the input voltage is very low, a very high input current is produced to make the converter achieve stable output power. However, high input current will increase the losses of the inductor, switches and diodes due to parasitic resistance, forward voltage drops and other non-idealities. 
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VI. CONCLUSION
This paper introduces a five-level boost converter, which can increase the input voltage to a high voltage level, as well as attaining low component voltage stress, and small input current ripple. Operating principle of the converter under CCM mode and performances are respectively analyzed. A three-loop control strategy has been presented to solve the neutral-point potentional imbalance issue. In addition to good stable and dynamic performances, capacitor voltages can be easily balanced due to the self-balance function of the two switched-capacitor networks and the voltage-balance loop. Finally, experimental results verify the correctness and feasibility of the proposed converter and control strategy.
